6.3.11 Support for user-defined Verilog code

If desired, the user can bypass the regular Verilog conversion and describe user-defined code to be inserted instead.

About this document