6.3.3 Generators are mapped to Verilog always or initial blocks
The converter analyzes the code of each generator and maps it
to a Verilog always blocks if possible, and to
an initial block otherwise.
The converted Verilog design will be a flat
"net list of blocks".
