6.3.6 If-then-else structures may be mapped to Verilog case statements
Python does not provide a case statement. However,
the converter recognizes if-then-else structures in which a variable is
sequentially compared to items of an enumeration type, and maps
such a structure to a Verilog case statement with the appropriate
synthesis attributes.
About this document
