6.3.4 The Verilog module interface is inferred from signal usage
In MyHDL, the input or output direction of interface signals
is not explicitly declared. The converter investigates signal usage
in the design hierarchy to infer whether a signal is used as
input, output, or as an internal signal. Internal signals are
given a hierarchical name in the Verilog output.
About this document
