 |
 |
 |
The MyHDL manual |  |
 |
 |
|
|
|
The MyHDL manual | |
|
|
Signal assignment in MyHDL is implemented using attribute assignment
to attribute next. Value changes are thus modeled by
modification of the existing object. The converter investigates the
Signal object to infer the type and bit width of the
corresponding Verilog variable.
|
|
|
The MyHDL manual | |
|
|