The MyHDL manual

Previous: 5.5.4 Interrupted system calls Up: 5.5 Implementation notes Next: 6. Conversion to Verilog

---

 
5.5.5 VHDL

It would be nice to have an interface to VHDL simulators such as the Modelsim VHDL simulator. This will require a PLI module using the PLI of the VHDL simulator.

The MyHDL project currently has no access to commercial VHDL simulators, so progress in co-simulation support will depend on external interest and participation.

---

The MyHDL manual

Previous: 5.5.4 Interrupted system calls Up: 5.5 Implementation notes Next: 6. Conversion to Verilog

---

Release 0.5.1, documentation updated on May 1, 2006.