The MyHDL manual

Previous: 4.3.4 Changing requirements Up: The MyHDL manual Next: 5.1 Introduction

---

 
5. Co-simulation with Verilog and VHDL

• 5.1 Introduction
• 5.2 The HDL side
• 5.3 The MyHDL side
• 5.4 Restrictions
  • 5.4.1 Only passive HDL can be co-simulated
  • 5.4.2 Race sensitivity issues
• 5.5 Implementation notes
  • 5.5.1 Icarus Verilog
    • 5.5.1.1 Delta cycle implementation
    • 5.5.1.2 Passive Verilog check
  • 5.5.2 Cver
  • 5.5.3 Other Verilog simulators
  • 5.5.4 Interrupted system calls
  • 5.5.5 VHDL

---

The MyHDL manual

Previous: 4.3.4 Changing requirements Up: The MyHDL manual Next: 5.1 Introduction

---

Release 0.5.1, documentation updated on May 1, 2006.