Previous Page Up One Level Next Page The MyHDL manual Contents Index
Previous: 3.2.2 Sequential logic Up: 3.2.2 Sequential logic Next: 3.2.2.2 Example

 
3.2.2.1 Template

Sequential RTL models are sensitive to a clock edge. In addition, they may be sensitive to a reset signal. We will describe one of the most common patterns: a template with a rising clock edge and an asynchronous reset signal. Other templates are similar. 

def top(<parameters>, clock, ..., reset, ...):
    ...
    @always(clock.posedge, reset.negedge)
    def seqLogic():
        if reset == <active level>:
            <reset code>
        else:
            <functional code>
    ...
    return seqLogic, ...

Previous Page Up One Level Next Page The MyHDL manual Contents Index
Previous: 3.2.2 Sequential logic Up: 3.2.2 Sequential logic Next: 3.2.2.2 Example
Release 0.5.1, documentation updated on May 1, 2006.
About this document