From Python to silicon
[[
meps:intro
]]
Trace:
»
Generated Verilog code
»
VHDL Cosimulation with GHDL
»
Tristate and bidirectional signals
»
Matplotlib Plotter
»
Introduction
Welcome to MyHDL
The Development Zone
MyHDL Enhancement Proposals
Introduction
Creating generators with decorators
User-defined Verilog code
myhdl.org
Tristate and bidirectional signals
Shadow signals
Introduction
These pages document the MyHDL Enhancement Proposals (MEPs) and their status.
meps/intro.txt · Last modified: 2006/10/19 08:57 by jandecaluwe
Except where otherwise noted, content on this wiki is licensed under the following license:
CC Attribution-Noncommercial-Share Alike 3.0 Unported
All content is available under the terms of the
GNU Free Documentation License
